Senior Manager - SoC Validation at Renesas Electronics | Job-Scouts.com

Senior Manager - SoC Validation

Renesas Electronics
full-time senior Hyderabad, India · More jobs in Hyderabad, Telangana, India
This position is sourced from Renesas Electronics's career page . Apply through Job-Scouts to track your application status.

Job Description

Lead and manage end-to-end silicon validation activities spanning pre-silicon correlation, post-silicon functional validation, system validation, bench characterization, wafer probe evaluation, and ATE test development. Drive silicon quality, yield improvement, characterization, and production readiness while collaborating with Design, DV, DFT, Product Engineering, ATE, Applications, Firmware, and Quality teams. This enhancement aligns with responsibilities reflected in internal validation and evaluation materials.

Key Responsibilities

 

• Post-Silicon & System Validation• Lead silicon bring-up and debug activities for complex SoCs.
• Own functional, subsystem, and system-level validation.
• Develop validation plans, test specifications, and coverage strategies.
• Drive customer use-case and scenario validation.
• Perform stress, reliability, concurrency, and corner-case validation.

• Bench Characterization• Define and execute silicon characterization plans across PVT (Process, Voltage, Temperature) corners.
• Characterize timing, performance, power, thermal, and analog parameters.
• Correlate silicon measurements against simulation models and specifications.
• Analyze silicon variation and identify design/process-related issues.
• Generate characterization reports for product release and datasheet validation.

• Wafer Probe / CP Evaluation• Manage wafer-level electrical characterization and evaluation.
• Drive correlation between wafer probe, package test, and system validation results.
• Analyze yield excursions and process-related failures.
• Support DFT and Product Engineering teams in test coverage improvement.
• Develop screening methodologies and guard-band recommendations.

• ATE Validation • Collaborate with DFT and Product Engineering teams on ATE strategies.
• Review and optimize wafer sort and final test coverage.
• Validate production test programs and characterization limits.
• Drive ATE correlation with bench and system-level measurements.
• Support yield ramp, test time optimization, and cost reduction initiatives.

• Leadership & Program Management• Lead global validation teams and vendor resources.
• Manage schedules, resource planning, risk assessment, and execution.
• Mentor engineers in debug, characterization, and validation methodologies.
• Drive root-cause analysis and cross-functional issue resolution.

Requirements

Function: Engineering
Experience Level: Mid-Senior Level

Location

Hyderabad, India
View on Google Maps

Similar open positions