Principal SoC System Architect
Prefer a full account with a password? Sign Up to Apply
Job Description
Own the system-level and full-chip architecture of next-generation high-end MPU products targeting high-performance applications such as Robotics and Physical AI, industrial networking and control, advanced Vision, multimodal AI processing, and other advanced embedded systems.
Define scalable and reusable SoC architectures that integrate heterogeneous compute, Camera/Vision, AI, HMI/Display, memory and interconnect, connectivity, security, safety, and platform-management capabilities into coherent, software-enabled products across multiple market and performance tiers.
Translate product strategy, customer use cases, representative workloads, and technology capabilities into architectural decisions that balance performance, power, thermal behavior, area, cost, scalability, software compatibility, implementation feasibility, risk, and time-to-market.
Work across a global, multidisciplinary organization spanning Product, business, architecture, HW, SW/FW, verification, implementation, and customer-facing teams. Engage directly with Product Line and Engineering leaders from Director through Vice President level to formulate architecture alternatives, communicate technical and business trade-offs, build alignment, and drive major decisions to timely closure.
Principal Accountabilities
• Own and drive the system-level and full-chip architecture of next-generation MPU products, from early product definition through silicon bring-up and product validation. Develop clear architecture proposals, align technical and business stakeholders, and drive major decisions to timely closure.
• Translate customer use cases, workloads, market requirements, and product strategy into scalable and reusable SoC architectures across multiple product tiers.
• Define the full-chip SoC composition, system data and control flows, shared resources, subsystem interfaces, and integration architecture.
• Define system requirements and allocate performance, power, thermal, memory, bandwidth, latency, QoS, area, and cost budgets across subsystems. Drive convergence and resolve conflicts.
• Define representative concurrent workloads and use quantitative analysis to identify bottlenecks, validate architectural choices, and drive system-resource convergence.
• Drive and enable HW/SW co-development through early stakeholder engagement and clear definition of system partitioning, interfaces, requirements, assumptions, and constraints.
• Drive architecture trade-offs and implementation-feasibility assessments across performance, power, area, cost, software impact, implementation risk, schedule, and technology constraints.
Requirements
Function: Manufacturing
Experience Level: Mid-Senior Level